Search results

Salaire entre 40 000$ et 50 000$ incluant les bonis de performance.

Rue de la Chapelle, Mirabel, QC J7J 2C9, Canada Numéro de demande 333 25 avril 2025.Groupe Carbur est à la recherche de sa perle rare.Nous sommes à la recherche, pour notre concession Saint-Jérôme Chrysler, d'un(e) .Temps partiel - Permanent (+/- 15h/semaine).Salaire entre 19,00$ et 21,50$/he

Rue de la Chapelle, Mirabel, QC J7J 2C9, Canada Numéro de demande 333 25 avril 2025.Groupe Carbur est à la recherche de sa perle rare.Nous sommes à la recherche, pour notre concession Saint-Jérôme Chrysler, d'un(e) .Temps partiel - Permanent (+/- 15h/semaine).Salaire entre 19,00$ et 21,50$/he

Cadence is de-facto leader in Semiconductor verification, implementation, Design and Verification IP, analog simulation, timing closure. Back ground on Linux Operating system, C++, Algorithm, Data structure, building parallel and/or distributed systems (using threads, and processes) are needed. At C

Temps plein, du lundi au vendredi de 12h à 20h.Aucune expérience requise, formation complète offerte.Nous sommes une entreprise de marketing terrain spécialisée dans l’acquisition de clients et la promotion de produits et services, notamment dans le secteur d

Work with the Cadence global silicon solutions teams who design semiconductor IP for the top electronic product companies in the world, in leading edge semiconductor processes, and using the latest industry tools and methodologies. Hands-on experience in one or more areas of analog or digital IC des

The Principal Software Engineer will be responsible for design and development of new features and algorithms mainly in development of a new Custom Prototyping Flow. With Cadence® Protium™ prototyping platforms, design and verification teams can rapidly bring up a prototype and provide a pre-si

The candidate must have solid, hands-on experience in mixed-signal IP design and/or SoC development with a history in successfully leading or managing designs with end customers. At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. Senior Prin

Perform physical design implementation, including floor planning, power grid design, place and route, clock tree synthesis, timing closure, power/signal integrity signoff, physical verification (DRC/LVS/Antenna), EM/IR signoff, DFM Closure. Principal Physical Design Engineer (PNR/Physical Verificati

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. Work includes implementingnew algorithms in C++to support Multi-cycle constraints and other SDC exceptions such as set_false_path. Write Design Specifications and Unit Tests for your code.