Résultats de recherche

Vaco by Highspring is an Equal Opportunity Employer and does not discriminate against any employee or applicant for employment because of race (including but not limited to traits historically associated with race such as hair texture and hair style), color, sex (includes pregnancy or related condit

Rue de la Chapelle, Mirabel, QC J7J 2C9, Canada Numéro de demande 333 25 avril 2025.Groupe Carbur est à la recherche de sa perle rare.Nous sommes à la recherche, pour notre concession Saint-Jérôme Chrysler, d'un(e) .Temps partiel - Permanent (+/- 15h/semaine).Salaire entre 19,00$ et 21,50$/he

Rue de la Chapelle, Mirabel, QC J7J 2C9, Canada Numéro de demande 333 25 avril 2025.Groupe Carbur est à la recherche de sa perle rare.Nous sommes à la recherche, pour notre concession Saint-Jérôme Chrysler, d'un(e) .Temps partiel - Permanent (+/- 15h/semaine).Salaire entre 19,00$ et 21,50$/he

Salaire entre 40 000$ et 50 000$ incluant les bonis de performance.

Cadence is de-facto leader in Semiconductor verification, implementation, Design and Verification IP, analog simulation, timing closure. Conceptually Palladium is a super computer using up to multi thousands processors to emulate hardware designs. This platform is used for debugging complex and larg

Work with the Cadence global silicon solutions teams who design semiconductor IP for the top electronic product companies in the world, in leading edge semiconductor processes, and using the latest industry tools and methodologies. As a Technical Quality Engineer, you will work with the design teams

The Principal Software Engineer will be responsible for design and development of new features and algorithms mainly in development of a new Custom Prototyping Flow. With Cadence® Protium™ prototyping platforms, design and verification teams can rapidly bring up a prototype and provide a pre-si

The candidate must have solid, hands-on experience in mixed-signal IP design and/or SoC development with a history in successfully leading or managing designs with end customers. At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. Senior Prin

Perform physical design implementation, including floor planning, power grid design, place and route, clock tree synthesis, timing closure, power/signal integrity signoff, physical verification (DRC/LVS/Antenna), EM/IR signoff, DFM Closure. Ability of fixing the physical design violations, including

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. Work includes implementingnew algorithms in C++to support Multi-cycle constraints and other SDC exceptions such as set_false_path. Write Design Specifications and Unit Tests for your code.