Résultats de recherche

Cadence Design Systems is seeking Analog CAD engineers to support the growing analog design and custom layout team building IP using the Cadence design tools (Virtuoso, Pegasus, Quantus, etc. The Analog CAD team is a part of the Cadence Design IP development group responsible for supporting the desi

Key Responsibilities Development and maintenance of the power characterization tool’s FPGA firmware backend and software front-end Close collaboration with the tool’s technical leads to create a robust platform Debugging new feature implementations and validating functionality with comprehensive

Cadence Design Systems is seeking Analog CAD engineers to support the growing analog design and custom layout team building IP using the Cadence design tools (Virtuoso, Pegasus, Quantus, etc. The Analog CAD team is a part of the Cadence Design IP development group responsible for supporting the desi

Jenkins Participation in Technical Review Meetings and Checklist Reviews Close Collaboration with Design Engineers to debug complex test scenarios Job Qualifications: Degree in Electrical/Electronic Engineering, Microelectronics, or a related discipline 12+ years’ experience in microelectronics/ED

Proliferate and expand Cadence product portfolio for our customers by running evaluations and benchmarks using the customers’ design processes. Utilizing engineering background, provide pre-sales and/or post-sales technical customer support including implementation, training, and maintenance suppo

Cadence Design Systems est à la recherche de candidats d’excellence pour joindre une équipe expérimentée et dynamique d’ingénieurs en charge du développement d’IP au service des standards de l’industrie. Faisant parti du groupe de vérification, le candidat sera amené à collaborer av

The Sr Principal Analog IC Designer may also conduct feasibility and architect major SERDES subsystems and provide technical leadership to junior designers. The Sr Principal Analog IC Designer contributes to the design of long-reach SerDes. The Sr Principal Analog IC Designer is responsible for desi

The Sr Principal Analog IC Designer may also conduct feasibility and architect major SERDES subsystems and provide technical leadership to junior designers. The Sr Principal Analog IC Designer is responsible for design and developing analog/mixed-signal IC circuit blocks, the architecture and initia

Cadence Design Systems est à la recherche de candidats d’excellence pour joindre une équipe expérimentée et dynamique d’ingénieurs en charge du développement d’IP au service des standards de l’industrie. Faisant parti du groupe de vérification, le candidat sera amené à collaborer av

Cadence Design Systems est à la recherche de candidats d’excellence pour joindre une équipe expérimentée et dynamique d’ingénieurs en charge du développement d’IP au service des standards de l’industrie. Faisant parti du groupe de vérification, le candidat sera amené à collaborer av